Much has been written of late about the growing problem of interfacing SoCs to DRAM. Among other issues, the effective bandwidth of a single DDR2 channel is often insufficient. Often, this is not ...