Abstract: The field programmable gate array (FPGA)-based time-to-digital converter (TDC) has been notoriously troubled by its nonlinearity problems. To address it, conventional approaches often demand ...
Abstract: $\mathrm{A}$ compact linear 9-bit Time to Digital Converter (TDC) has been developed, integrating a pulse shrinking ring consisting of an even number of inverting delay elements with a pulse ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback