Abstract: In this article, a fractional-N reference sampling phase-locked loop (PLL) (RSPLL) is presented. A capacitorbased digital-to-analog converter (CDAC) is implemented at the output of the ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback