Abstract: Electrostatic discharge (ESD) is an inevitable event in CMOS integrated circuits. Layout structure is one of the important factors that affect ESD robustness of MOS transistors. In this work ...
LayoutParser aims to provide a wide range of tools that aims to streamline Document Image Analysis (DIA) tasks. Please check the LayoutParser demo video (1 min) or full talk (15 min) for details. And ...
Abstract: In this paper, a lot of CMOS devices with different device dimensions, spacings, and clearances have been drawn and fabricated to find the optimized layout rules for electrostatic discharge ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback