Abstract: Scaling beyond 5nm will bring us into the post FinFET era where new device architectures optimized for CMOS logic scaling will be required. In this paper, the evolution to vertically stacked ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback